module Logic_builtin: sig .. end
sig
end
val add : Cil_types.builtin_logic_info -> unit
Cil_types.builtin_logic_info -> unit
val init : unit -> unit -> unit
unit -> unit -> unit