sig val add : Cil_types.logic_info -> unit val mem : Cil_types.logic_info -> bool val iter : (Cil_types.logic_info -> unit) -> unit val self : State.t end